

WHAT IS CLAIMED:

1 1. A method of verifying program code conversion performed by an
2 emulator, comprising the step of:
3 a) executing subject code through an emulator on a subject processor up
4 until a comparable point in the subject code;
5 b) executing the subject code natively on the subject processor up until the
6 same comparable point in the subject code; and
7 c) comparing execution of the subject code natively on the subject
8 processor against execution of the subject code on the subject processor through the
9 emulator at the comparable point in the subject code.

1 2. The method of claim 1, wherein:
2 the step (a) comprises executing the subject code on the subject processor up
3 until the comparable point in the subject code through the emulator to provide an
4 emulated machine state;
5 the step (b) comprises executing the subject code natively on the subject
6 processor up until the same comparable point in the subject code to provide a native
7 machine state; and
8 the step (c) comprises comparing the emulated machine state against the native
9 machine state at every comparable point in the subject code.

1 3. The method of claim 2, comprising performing the step (a) prior to
2 performing the step (b).

1 4. The method of claim 3, wherein:
2 the step (a) comprises providing an emulated image of the subject processor
3 and/or an emulated image of a memory associated with the subject processor;
4 the step (b) comprises providing a native image of the subject processor
5 following the native execution of the program code and/or a native image of the
6 memory associated with the subject processor, following the native execution of the
7 program code; and

8 the step (c) comprises comparing the emulated image of the subject processor
9 against the native image of the subject processor and/or comparing the emulated image
10 of the memory against the native image of the memory.

1 5. The method of claim 4, wherein the step (a) comprises providing the
2 emulated image of the memory in a load/store buffer associated with the memory, such
3 that the memory is not affected by executing the subject code through the emulator.

1 6. The method of claim 5, wherein the emulated image of the subject
2 processor includes an image of one or more registers.

1 7. The method of claim 6, wherein the emulated image of the subject
2 processor includes an image of one or more condition code flags.

1 8. The method of claim 1, comprising executing the subject code natively
2 and through the emulator both within a single process image of the subject processor.

1 9. The method of claim 8, comprising the step of performing a context
2 switch between at least an emulation context for execution of the subject code through
3 the emulator, and a native context for execution of the subject code natively on the
4 subject processor, the native context and the emulation context being contexts within
5 the single process image.

1 10. The method of claim 9, comprising selectively switching between an
2 emulation context for running the emulator on the subject processor, a target execution
3 context for executing target code produced by the emulator on the subject processor,
4 and a subject native context where the subject code runs natively in the subject
5 processor.

1 11. The method of claim 10, wherein both the native context and the
2 emulation context employ a single image of the subject code.

1 12. The method of claim 2, comprising:
2 dividing the subject code into a plurality of blocks, wherein each block
3 comprises one of the comparable points in the subject code,
4 executing one of the blocks, and
5 comparing machine states resulting from execution of the one block.

1 13. The method of claim 12, comprising selecting between two or more
2 verification modes, and dividing the subject code into the plurality of blocks according
3 to the selected verification mode.

1 14. The method of claim 13, comprising dividing the subject code into a
2 plurality of blocks, and repeating the executing and comparing steps for each of the
3 plurality of blocks.

1 15. The method of claim 14, wherein each block comprises any one of:
2 (a) a single instruction of subject code;
3 (b) a basic block comprising a sequence of instructions from a unique entry
4 instruction to a unique exit instruction; or
5 (c) a group block comprising a plurality of the basic blocks.

1 16. The method of claim 1, comprising the steps of:
2 dividing a large segment of the subject code into a plurality of smaller blocks,
3 each block containing one or more instructions from the large segment of subject code;
4 and
5 performing a verification comparison at a block boundary between each pair of
6 consecutive neighbouring blocks in the plurality of blocks.

1 17. The method of claim 16, comprising the steps of:
2 providing the subject processor in an emulation context, where control of the
3 processor rests with the emulator, performing program code conversion on a current

4 block BBn to produce a corresponding block of converted target code, and patching an
5 immediately preceding block of subject code BBn-1 with a return jump;
6 executing a context switch routine to enter a subject native context, and
7 executing the immediately preceding block of subject code BBn-1 natively by the
8 subject processor, such that the executing step terminates with the return jump;
9 executing a context switch routine to return to the emulation context, and
10 performing the verification comparison by comparing a native machine state
11 representing the subject processor following execution of the immediately preceding
12 block BBn-1 with an emulated machine state representing a virtual model of the
13 subject processor held by the emulator following execution of the immediately
14 preceding block BBn-1;
15 executing a context switch to a target execution context, and modelling
16 execution of the target code corresponding to the current block of subject code BBn in
17 the virtual model of the subject processor held by the emulator, thereby leaving the
18 virtual model in a machine state representing the end of the current block BBn; and
19 repeating the above steps for each subsequent block in the plurality of blocks,
20 unless the verification comparison reveals an error in the program code conversion.

1 18. The method of claim 17, further comprising restoring the immediately
2 preceding block BBn-1 to remove the return jump.

1 19. The method of claim 1, further comprising the steps of:
2 selecting a block of the subject code;
3 executing the block of subject code on the subject processor through the
4 emulator; and
5 appending a return jump to the block of subject code, and executing the block
6 of subject code natively on the subject processor terminating with the return jump,
7 such that the return jump returns control of the processor to the emulator.

1 20. A method of verifying program code conversion, comprising the steps
2 of:

3 performing program code conversion to convert subject code into target code
4 through an emulator running on a subject processor and executing the target code to
5 provide an emulated machine state that is stored in a load/store buffer associated with
6 the subject processor;
7 executing the subject code directly on the subject processor to provide a native
8 machine state that is stored in a memory associated with the subject processor; and
9 comparing the emulated machine state contained in the load/store buffer
10 against the native machine state contained in the memory to verify the program code
11 conversion.

1 21. The method of claim 20, further comprising:
2 selectively inhibiting access by the emulator to the memory associated with the
3 subject processor by buffering load and store requests from the subject processor to the
4 memory in a load/store buffer.

1 22. The method of claim 21, comprising selectively inhibiting access to the
2 memory when executing the target code, such that an emulated memory image is
3 provided in the load/store buffer.

1 23. The method of claim 20, wherein once the program code conversion
2 performed by the emulator running on the subject processor has been verified, the
3 method further comprising the step of:
4 comparing execution of the subject code through the emulator running on the
5 subject processor against execution of the subject code through a second emulator
6 running on a target processor.

1 24. The method of claim 23, comprising providing a first host processor as
2 the subject processor, and providing a second host processor as the target processor.

1 25. The method of claim 24, wherein the subject code is natively executable
2 on the subject processor whilst not being natively executable on the target processor.

1 26. A method of verifying program code conversion, comprising the steps
2 of:
3 first comparing execution of subject code natively on a subject processor
4 against execution of the subject code on the subject processor through a first emulator,
5 thereby verifying program code conversion performed by the first emulator; and
6 once program code conversion performed by the first emulator is verified, next
7 comparing execution of subject code through the first emulator running on the subject
8 processor against execution of the subject code through a second emulator running on
9 a target processor, thereby verifying program code conversion performed by the
10 second emulator using the verified program code conversion performed by the first
11 emulator.

1 27. The method of claim 26, comprising the steps of:
2 performing a first program code conversion of the subject code including
3 providing a first virtual model of the subject processor in the first emulator, and
4 comparing the first virtual model against the subject processor; and
5 performing a second program code conversion of the subject code including
6 providing a second virtual model of the subject processor in the second emulator, and
7 comparing the first virtual model in the first emulator against the second virtual model
8 in the second emulator.

1 28. The method of claim 27, comprising providing a single way
2 communication from the first emulator to the second emulator.

1 29. The method of claim 27, comprising the steps of:
2 synchronising the first and second virtual models by sending initial state
3 information from the first emulator to the second emulator;
4 dividing the subject code into a plurality of blocks;
5 for each block of subject code, executing the block of subject code through the
6 first emulator and providing a set of subject machine state data and non-deterministic
7 values to the second emulator;

8 executing the block of subject code in the second emulator substituting the non-
9 deterministic values and providing a set of target machine state data; and
10 comparing the subject machine state data against the target machine state data
11 and reporting an error if a divergence is detected, otherwise repeating the process for a
12 next block of subject code.

1 30. A method of verifying program code conversion, comprising the steps
2 of:
3 (a) dividing subject code into a plurality of blocks, wherein each block
4 includes at least one instruction,
5 (b) executing one the blocks of subject code on a subject processor through
6 a first emulator;
7 (c) comparing execution of the one block of subject code natively on a
8 subject processor against the execution of the one block of subject code on the subject
9 processor through the first emulator, thereby verifying program code conversion of the
10 block of subject code performed by the first emulator;
11 (d) comparing execution of the same one block of subject code through a
12 second emulator running on a target processor against the already verified execution of
13 the one block of subject code through the first emulator running on the subject
14 processor, thereby verifying program code conversion of the one block of subject code
15 performed by the second emulator; and
16 (e) repeating steps (b) – (d) for every block of the subject code until
17 program code conversion performed by the second emulator is verified for every block
18 of the subject code.

1 31. The method of claim 30, wherein the subject code is initially divided
2 such that each block of subject code contains a single instruction.

1 32. The method of claim 31, wherein after program code conversion
2 performed by the second emulator is verified for every block of subject code
3 containing a single instruction, the method further comprises:

4 repeating step (a) by redividing the subject code into a plurality of new blocks,
5 wherein each new block is a basic block comprising a sequence of instructions from a
6 unique entry instruction to a unique exit instruction; and
7 repeating steps (b) – (e) for each basic block, thereby verifying program code
8 conversion performed by the second emulator for every basic block of subject code.

1 33. The method of claim 32, wherein after program code conversion
2 performed by the second emulator is verified for every basic block of subject code, the
3 method further comprises:
4 repeating steps (a) by redividing the subject code into a plurality of group
5 blocks, wherein each group block comprises a plurality of basic blocks; and
6 repeating steps (b) – (e) for each group block, thereby verifying program code
7 conversion performed by the second emulator for every group block of subject code.

1 34. A computer-readable storage medium having emulator software
2 resident thereon in the form of computer readable code executable by a computer for
3 performing a method of verifying program code conversion performed by an emulator,
4 the method comprising:
5 a) executing subject code through an emulator on a subject processor up
6 until a comparable point in the subject code
7 b) executing the subject code natively on the subject processor up until the
8 same comparable point in the subject code; and
9 c) comparing execution of the subject code natively on the subject
10 processor against execution of the subject code on the subject processor through the
11 emulator at the comparable point in the subject code.

1 35. The computer-readable storage medium of claim 34, wherein:
2 the step (a) comprises executing the subject code on the subject processor up
3 until the comparable point in the subject code through the emulator to provide an
4 emulated machine state;

5 the step (b) comprises executing the subject code natively on the subject
6 processor up until the same comparable point in the subject code to provide a native
7 machine state; and
8 the step (c) comprises comparing the emulated machine state against the native
9 machine state at every comparable point in the subject code.

1 36. The computer-readable storage medium of claim 35, the method
2 comprising performing the step (a) prior to performing the step (b).

1 37. The computer-readable storage medium of claim 36, wherein:
2 the step (a) comprises providing an emulated image of the subject processor
3 and/or an emulated image of a memory associated with the subject processor;
4 the step (b) comprises providing a native image of the subject processor
5 following the native execution of the program code and/or a native image of the
6 memory associated with the subject processor, following the native execution of the
7 program code; and
8 the step (c) comprises comparing the emulated image of the subject processor
9 against the native image of the subject processor and/or comparing the emulated image
10 of the memory against the native image of the memory.

1 38. The computer-readable storage medium of claim 37, wherein the step
2 (a) comprises providing the emulated image of the memory in a load/store buffer
3 associated with the memory, such that the memory is not affected by executing the
4 subject code through the emulator.

1 39. The computer-readable storage medium of claim 38, wherein the
2 emulated image of the subject processor includes an image of one or more registers.

1 40. The computer-readable storage medium of claim 39, wherein the
2 emulated image of the subject processor includes an image of one or more condition
3 code flags.

1 41. The computer-readable storage medium of claim 34, the method further
2 comprising executing the subject code natively and through the emulator both within a
3 single process image of the subject processor.

1 42. The computer-readable storage medium of claim 41, the method further
2 comprising the step of performing a context switch between at least an emulation
3 context for execution of the subject code through the emulator, and a native context for
4 execution of the subject code natively on the subject processor, the native context and
5 the emulation context being contexts within the single process image.

1 43. The computer-readable storage medium of claim 42, the method further
2 comprising selectively switching between an emulation context for running the
3 emulator on the subject processor, a target execution context for executing target code
4 produced by the emulator on the subject processor, and a subject native context where
5 the subject code runs natively in the subject processor.

1 44. The computer-readable storage medium of claim 43, wherein both the
2 native context and the emulation context employ a single image of the subject code.

1 45. The computer-readable storage medium of claim 35, the method further
2 comprising:
3 dividing the subject code into a plurality of blocks, wherein each block
4 comprises one of the comparable points in the subject code,
5 executing one of the blocks, and
6 comparing machine states resulting from execution of the one block.

1 46. The computer-readable storage medium of claim 45, the method further
2 comprising selecting between two or more verification modes, and dividing the subject
3 code into the plurality of blocks according to the selected verification mode.

1 47. The computer-readable storage medium of claim 46, the method further
2 comprising dividing the subject code into a plurality of blocks, and repeating the
3 executing and comparing steps for each of the plurality of blocks.

1 48. The computer-readable storage medium of claim 47, wherein each
2 block comprises any one of:

- 3 (a) a single instruction of subject code;
4 (b) a basic block comprising a sequence of instructions from a unique entry
5 instruction to a unique exit instruction; or
6 (c) a group block comprising a plurality of the basic blocks.

1 49. The computer-readable storage medium of claim 34, the method further
2 comprising the steps of:

3 dividing a large segment of the subject code into a plurality of smaller blocks,
4 each block containing one or more instructions from the large segment of subject code;
5 and

6 performing a verification comparison at a block boundary between each pair of
7 consecutive neighbouring blocks in the plurality of blocks.

1 50. The computer-readable storage medium of claim 49, the method further
2 comprising the steps of:

3 providing the subject processor in an emulation context, where control of the
4 processor rests with the emulator, performing program code conversion on a current
5 block BB_n to produce a corresponding block of converted target code, and patching an
6 immediately preceding block of subject code BB_{n-1} with a return jump;

7 executing a context switch routine to enter a subject native context, and
8 executing the immediately preceding block of subject code BB_{n-1} natively by the
9 subject processor, such that the executing step terminates with the return jump;

10 executing a context switch routine to return to the emulation context, and
11 performing the verification comparison by comparing a native machine state
12 representing the subject processor following execution of the immediately preceding

13 block BBn-1 with an emulated machine state representing a virtual model of the
14 subject processor held by the emulator following execution of the immediately
15 preceding block BBn-1;
16 executing a context switch to a target execution context, and modelling
17 execution of the target code corresponding to the current block of subject code BBn in
18 the virtual model of the subject processor held by the emulator, thereby leaving the
19 virtual model in a machine state representing the end of the current block BBn; and
20 repeating the above steps for each subsequent block in the plurality of blocks,
21 unless the verification comparison reveals an error in the program code conversion.

1 51. The computer-readable storage medium of claim 50, the method further
2 comprising restoring the immediately preceding block BBn-1 to remove the return
3 jump.

1 52. The computer-readable storage medium of claim 34, the method further
2 comprising the steps of:
3 selecting a block of the subject code;
4 executing the block of subject code on the subject processor through the
5 emulator; and
6 appending a return jump to the block of subject code, and executing the block
7 of subject code natively on the subject processor terminating with the return jump,
8 such that the return jump returns control of the processor to the emulator.

1 53. A computer-readable storage medium having emulator software
2 resident thereon in the form of computer readable code executable by a computer for
3 performing a method of verifying program code conversion performed by an emulator,
4 the method comprising:
5 performing program code conversion to convert subject code into target code
6 through an emulator running on a subject processor and executing the target code to
7 provide an emulated machine state that is stored in a load/store buffer associated with
8 the subject processor;

9 executing the subject code directly on the subject processor to provide a native
10 machine state that is stored in a memory associated with the subject processor; and
11 comparing the emulated machine state contained in the load/store buffer
12 against the native machine state contained in the memory to verify the program code
13 conversion.

1 54. The computer-readable storage medium of claim 53, the method further
2 comprising:

3 selectively inhibiting access by the emulator to the memory associated with the
4 subject processor by buffering load and store requests from the subject processor to the
5 memory in a load/store buffer.

1 55. The computer-readable storage medium of claim 54, the method further
2 comprising selectively inhibiting access to the memory when executing the target
3 code, such that an emulated memory image is provided in the load/store buffer.

1 56. The computer-readable storage medium of claim 53, wherein once the
2 program code conversion performed by the emulator running on the subject processor
3 has been verified, the method further comprising the step of:

4 comparing execution of the subject code through the emulator running on the
5 subject processor against execution of the subject code through a second emulator
6 running on a target processor.

1 57. The computer-readable storage medium of claim 56, the method further
2 comprising providing a first host processor as the subject processor, and providing a
3 second host processor as the target processor.

1 58. The computer-readable storage medium of claim 57, wherein the
2 subject code is natively executable on the subject processor whilst not being natively
3 executable on the target processor.

1 59. A computer-readable storage medium having emulator software
2 resident thereon in the form of computer readable code executable by a computer for
3 performing a method of verifying program code conversion performed by an emulator,
4 the method comprising:

5 first comparing execution of subject code natively on a subject processor
6 against execution of the subject code on the subject processor through a first emulator,
7 thereby verifying program code conversion performed by the first emulator; and
8 once program code conversion performed by the first emulator is verified, next
9 comparing execution of subject code through the first emulator running on the subject
10 processor against execution of the subject code through a second emulator running on
11 a target processor, thereby verifying program code conversion performed by the
12 second emulator using the verified program code conversion performed by the first
13 emulator.

1 60. The computer-readable storage medium of claim 59, the method further
2 comprising the steps of:

3 performing a first program code conversion of the subject code including
4 providing a first virtual model of the subject processor in the first emulator, and
5 comparing the first virtual model against the subject processor; and
6 performing a second program code conversion of the subject code including
7 providing a second virtual model of the subject processor in the second emulator, and
8 comparing the first virtual model in the first emulator against the second virtual model
9 in the second emulator.

1 61. The computer-readable storage medium of claim 60, the method further
2 comprising providing a single way communication from the first emulator to the
3 second emulator.

1 62. The computer-readable storage medium of claim 60, the method further
2 comprising the steps of:

3 synchronising the first and second virtual models by sending initial state
4 information from the first emulator to the second emulator;
5 dividing the subject code into a plurality of blocks;
6 for each block of subject code, executing the block of subject code through the
7 first emulator and providing a set of subject machine state data and non-deterministic
8 values to the second emulator;
9 executing the block of subject code in the second emulator substituting the non-
10 deterministic values and providing a set of target machine state data; and
11 comparing the subject machine state data against the target machine state data
12 and reporting an error if a divergence is detected, otherwise repeating the process for a
13 next block of subject code.

1 63. A computer-readable storage medium having emulator software
2 resident thereon in the form of computer readable code executable by a computer for
3 performing a method of verifying program code conversion performed by an emulator,
4 the method comprising:
5 (a) dividing subject code into a plurality of blocks, wherein each block
6 includes at least one instruction,
7 (b) executing one the blocks of subject code on a subject processor through
8 a first emulator;
9 (c) comparing execution of the one block of subject code natively on a
10 subject processor against the execution of the one block of subject code on the subject
11 processor through the first emulator, thereby verifying program code conversion of the
12 block of subject code performed by the first emulator;
13 (d) comparing execution of the same one block of subject code through a
14 second emulator running on a target processor against the already verified execution of
15 the one block of subject code through the first emulator running on the subject
16 processor, thereby verifying program code conversion of the one block of subject code
17 performed by the second emulator; and
18 (e) repeating steps (b) – (d) for every block of the subject code until
19 program code conversion performed by the second emulator is verified for every block
20 of the subject code.

1 64. The computer-readable storage medium of claim 63, wherein the
2 subject code is initially divided such that each block of subject code contains a single
3 instruction.

1 65. The computer-readable storage medium of claim 64, wherein after
2 program code conversion performed by the second emulator is verified for every block
3 of subject code containing a single instruction, the method further comprises:
4 repeating step (a) by redividing the subject code into a plurality of new blocks,
5 wherein each new block is a basic block comprising a sequence of instructions from a
6 unique entry instruction to a unique exit instruction;
7 repeating steps (b) – (e) for each basic block, thereby verifying program code
8 conversion performed by the second emulator for every basic block of subject code.

1 66. The computer-readable storage medium of claim 65, wherein after
2 program code conversion performed by the second emulator is verified for every basic
3 block of subject code, the method further comprises:
4 repeating steps (a) by redividing the subject code into a plurality of group
5 blocks, wherein each group block comprises a plurality of basic blocks; and
6 repeating steps (b) – (e) for each group block, thereby verifying program code
7 conversion performed by the second emulator for every group block of subject code.

1 67. An emulator apparatus comprising in combination:
2 a processor; and
3 emulator code for performing a method of verifying program code conversion
4 performed by an emulator, said emulator code comprising code executable by said
5 processor for performing the following steps:
6 a) executing subject code through an emulator on a subject processor up
7 until a comparable point in the subject code
8 b) executing the subject code natively on the subject processor up until the
9 same comparable point in the subject code; and

10 c) comparing execution of the subject code natively on the subject
11 processor against execution of the subject code on the subject processor through the
12 emulator at the comparable point in the subject code.

1 68. The emulator apparatus of claim 67, wherein:
2 the step (a) comprises executing the subject code on the subject processor up
3 until the comparable point in the subject code through the emulator to provide an
4 emulated machine state;
5 the step (b) comprises executing the subject code natively on the subject
6 processor up until the same comparable point in the subject code to provide a native
7 machine state; and
8 the step (c) comprises comparing the emulated machine state against the native
9 machine state at every comparable point in the subject code.

1 69. The emulator apparatus of claim 68, comprising performing the step (a)
2 prior to performing the step (b).

1 70. The emulator apparatus of claim 69, wherein:
2 the step (a) comprises providing an emulated image of the subject processor
3 and/or an emulated image of a memory associated with the subject processor;
4 the step (b) comprises providing a native image of the subject processor
5 following the native execution of the program code and/or a native image of the
6 memory associated with the subject processor, following the native execution of the
7 program code; and
8 the step (c) comprises comparing the emulated image of the subject processor
9 against the native image of the subject processor and/or comparing the emulated image
10 of the memory against the native image of the memory.

1 71. The emulator apparatus of claim 70, wherein the step (a) comprises
2 providing the emulated image of the memory in a load/store buffer associated with the
3 memory, such that the memory is not affected by executing the subject code through
4 the emulator.

1 72. The emulator apparatus of claim 71, wherein the emulated image of the
2 subject processor includes an image of one or more registers.

1 73. The emulator apparatus of claim 72, wherein the emulated image of the
2 subject processor includes an image of one or more condition code flags.

1 74. The emulator apparatus of claim 67, said emulator code further
2 comprising code executable by said processor for executing the subject code natively
3 and through the emulator both within a single process image of the subject processor.

1 75. The emulator apparatus of claim 74, said emulator code further
2 comprising code executable by said processor for performing a context switch between
3 at least an emulation context for execution of the subject code through the emulator,
4 and a native context for execution of the subject code natively on the subject processor,
5 the native context and the emulation context being contexts within the single process
6 image.

1 76. The emulator apparatus of claim 75, said emulator code further
2 comprising code executable by said processor for selectively switching between an
3 emulation context for running the emulator on the subject processor, a target execution
4 context for executing target code produced by the emulator on the subject processor,
5 and a subject native context where the subject code runs natively in the subject
6 processor.

1 77. The emulator apparatus of claim 76, wherein both the native context
2 and the emulation context employ a single image of the subject code.

1 78. The emulator apparatus of claim 68, said emulator code further
2 comprising code executable by said processor for performing the following steps:

3 dividing the subject code into a plurality of blocks, wherein each block
4 comprises one of the comparable points in the subject code,
5 executing one of the blocks, and
6 comparing machine states resulting from execution of the one block.

1 79. The emulator apparatus of claim 78, said emulator code further
2 comprising code executable by said processor for selecting between two or more
3 verification modes, and dividing the subject code into the plurality of blocks according
4 to the selected verification mode.

1 80. The emulator apparatus of claim 79, said emulator code further
2 comprising code executable by said processor for dividing the subject code into a
3 plurality of blocks, and repeating the executing and comparing steps for each of the
4 plurality of blocks.

1 81. The emulator apparatus of claim 80, wherein each block comprises any
2 one of:
3 (a) a single instruction of subject code;
4 (b) a basic block comprising a sequence of instructions from a unique entry
5 instruction to a unique exit instruction; or
6 (c) a group block comprising a plurality of the basic blocks.

1 82. The emulator apparatus of claim 67, said emulator code further
2 comprising code executable by said processor for performing the steps of:
3 dividing a large segment of the subject code into a plurality of smaller blocks,
4 each block containing one or more instructions from the large segment of subject code;
5 and
6 performing a verification comparison at a block boundary between each pair of
7 consecutive neighbouring blocks in the plurality of blocks.

1 83. The emulator apparatus of claim 82, said emulator code further
2 comprising code executable by said processor for performing the steps of:

3 providing the subject processor in an emulation context, where control of the
4 processor rests with the emulator, performing program code conversion on a current
5 block BBn to produce a corresponding block of converted target code, and patching an
6 immediately preceding block of subject code BBn-1 with a return jump;
7 executing a context switch routine to enter a subject native context, and
8 executing the immediately preceding block of subject code BBn-1 natively by the
9 subject processor, such that the executing step terminates with the return jump;
10 executing a context switch routine to return to the emulation context, and
11 performing the verification comparison by comparing a native machine state
12 representing the subject processor following execution of the immediately preceding
13 block BBn-1 with an emulated machine state representing a virtual model of the
14 subject processor held by the emulator following execution of the immediately
15 preceding block BBn-1;
16 executing a context switch to a target execution context, and modelling
17 execution of the target code corresponding to the current block of subject code BBn in
18 the virtual model of the subject processor held by the emulator, thereby leaving the
19 virtual model in a machine state representing the end of the current block BBn; and
20 repeating the above steps for each subsequent block in the plurality of blocks,
21 unless the verification comparison reveals an error in the program code conversion.

1 84. The emulator apparatus of claim 83, said emulator code further
2 comprising code executable by said processor for restoring the immediately preceding
3 block BBn-1 to remove the return jump.

1 85. The emulator apparatus of claim 67, said emulator code further
2 comprising code executable by said processor for performing the steps of:
3 selecting a block of the subject code;
4 executing the block of subject code on the subject processor through the
5 emulator; and
6 appending a return jump to the block of subject code, and executing the block
7 of subject code natively on the subject processor terminating with the return jump,
8 such that the return jump returns control of the processor to the emulator.

1 86. An emulator apparatus comprising in combination:
2 a processor; and
3 emulator code for performing a method of verifying program code conversion
4 performed by an emulator, said emulator code comprising code executable by said
5 processor for performing the following steps:
6 performing program code conversion to convert subject code into target code
7 through an emulator running on a subject processor and executing the target code to
8 provide an emulated machine state that is stored in a load/store buffer associated with
9 the subject processor;
10 executing the subject code directly on the subject processor to provide a native
11 machine state that is stored in a memory associated with the subject processor; and
12 comparing the emulated machine state contained in the load/store buffer
13 against the native machine state contained in the memory to verify the program code
14 conversion.

1 87. The emulator apparatus of claim 86, said emulator code further
2 comprising code executable by said processor for selectively inhibiting access by the
3 emulator to the memory associated with the subject processor by buffering load and
4 store requests from the subject processor to the memory in a load/store buffer.

1 88. The emulator apparatus of claim 87, said emulator code further
2 comprising code executable by said processor for selectively inhibiting access to the
3 memory when executing the target code, such that an emulated memory image is
4 provided in the load/store buffer.

1 89. The emulator apparatus of claim 86, once the program code conversion
2 performed by the emulator running on the subject processor has been verified, said
3 emulator code further comprising code executable by said processor for comparing
4 execution of the subject code through the emulator running on the subject processor
5 against execution of the subject code through a second emulator running on a target
6 processor.

1 90. The emulator apparatus of claim 89, said emulator code further
2 comprising code executable by said processor for providing a first host processor as
3 the subject processor, and providing a second host processor as the target processor.

1 91. The emulator apparatus of claim 90, wherein the subject code is
2 natively executable on the subject processor whilst not being natively executable on
3 the target processor.

1 92. An emulator apparatus comprising in combination:
2 a processor; and
3 emulator code for performing a method of verifying program code conversion
4 performed by an emulator, said emulator code comprising code executable by said
5 processor for performing the following steps:
6 first comparing execution of subject code natively on a subject processor
7 against execution of the subject code on the subject processor through a first emulator,
8 thereby verifying program code conversion performed by the first emulator; and
9 once program code conversion performed by the first emulator is verified, next
10 comparing execution of subject code through the first emulator running on the subject
11 processor against execution of the subject code through a second emulator running on
12 a target processor, thereby verifying program code conversion performed by the
13 second emulator using the verified program code conversion performed by the first
14 emulator.

1 93. The emulator apparatus of claim 92, said emulator code further
2 comprising code executable by said processor for performing the following steps:
3 performing a first program code conversion of the subject code including
4 providing a first virtual model of the subject processor in the first emulator, and
5 comparing the first virtual model against the subject processor; and
6 performing a second program code conversion of the subject code including
7 providing a second virtual model of the subject processor in the second emulator, and

8 comparing the first virtual model in the first emulator against the second virtual model
9 in the second emulator.

1 94. The emulator apparatus of claim 93, said emulator code further
2 comprising code executable by said processor for providing a single way
3 communication from the first emulator to the second emulator.

1 95. The emulator apparatus of claim 93, said emulator code further
2 comprising code executable by said processor for performing the following steps:
3 synchronising the first and second virtual models by sending initial state
4 information from the first emulator to the second emulator;
5 dividing the subject code into a plurality of blocks;
6 for each block of subject code, executing the block of subject code through the
7 first emulator and providing a set of subject machine state data and non-deterministic
8 values to the second emulator;
9 executing the block of subject code in the second emulator substituting the non-
10 deterministic values and providing a set of target machine state data; and
11 comparing the subject machine state data against the target machine state data
12 and reporting an error if a divergence is detected, otherwise repeating the process for a
13 next block of subject code.

1 96. An emulator apparatus comprising in combination:
2 a processor; and
3 emulator code for performing a method of verifying program code conversion
4 performed by an emulator, said emulator code comprising code executable by said
5 processor for performing the following steps:
6 (a) dividing subject code into a plurality of blocks, wherein each block
7 includes at least one instruction;
8 (b) executing one the blocks of subject code on a subject processor through
9 a first emulator;
10 (c) comparing execution of the one block of subject code natively on a
11 subject processor against the execution of the one block of subject code on the subject

12 processor through the first emulator, thereby verifying program code conversion of the
13 block of subject code performed by the first emulator;

14 (d) comparing execution of the same one block of subject code through a
15 second emulator running on a target processor against the already verified execution of
16 the one block of subject code through the first emulator running on the subject
17 processor, thereby verifying program code conversion of the one block of subject code
18 performed by the second emulator; and.

19 (e) repeating steps (b) – (d) for every block of the subject code until
20 program code conversion performed by the second emulator is verified for every block
21 of the subject code.

1 97. The emulator apparatus of claim 96, wherein the subject code is initially
2 divided such that each block of subject code contains a single instruction.

1 98. The emulator apparatus of claim 97, wherein after program code
2 conversion performed by the second emulator is verified for every block of subject
3 code containing a single instruction, said emulator code further comprising code
4 executable by said processor for performing the following steps:

5 repeating step (a) by redividing the subject code into a plurality of new blocks,
6 wherein each new block is a basic block comprising a sequence of instructions from a
7 unique entry instruction to a unique exit instruction; and

8 repeating steps (b) – (e) for each basic block, thereby verifying program code
9 conversion performed by the second emulator for every basic block of subject code.

1 99. The emulator apparatus of claim 98, wherein after program code
2 conversion performed by the second emulator is verified for every basic block of
3 subject code, said emulator code further comprising code executable by said processor
4 for performing the following steps:

5 repeating steps (a) by redividing the subject code into a plurality of group
6 blocks, wherein each group block comprises a plurality of basic blocks; and

7 repeating steps (b) – (e) for each group block, thereby verifying program code
8 conversion performed by the second emulator for every group block of subject code.